- 您现在的位置：买卖IC网 > Sheet目录323 > DSP56311EVM (Freescale Semiconductor)KIT EVALUATION FOR DSP56311
Host Programmer Model
Table 6-16. Command Vector Register (CVR) Bit Definitions
Bit Number
7
Bit Name
HC
Reset Value
0
Host Command
Description
The host processor uses the HC bit to handshake the execution of host
command interrupts. Normally, the host processor sets HC to request a
host command interrupt from the DSP56311. When the DSP56311
acknowledges the host command interrupt, HI08 hardware clears the
HC bit. The host processor can read the state of HC to determine when
the host command has been accepted. After setting HC, the host must
not write to the CVR again until the HI08 hardware clears the HC. Setting
the HC bit causes host command pending (HCP) to be set in the HSR.
The host can write to the HC and HV bits in the same write cycle.
6–0
HV[6–0]
$32
Host Vector
Select the host command interrupt address for use by the host command
interrupt logic. When the DSP interrupt control logic recognizes the host
command interrupt, the address of the interrupt routine taken is 2 × HV.
The host can write HC and HV in the same write cycle.
The host processor can select any of the 128 possible interrupt routine
starting addresses in the DSP by writing the interrupt routine address
divided by 2 into the HV bits. This means that the host processor can
force any interrupt handler (ESSI, SCI, IRQA, IRQB, and so forth) and
can use any reserved or otherwise unused addresses (if have been
pre-programmed in the DSP). HV is set to $32 (vector location $064) by
hardware, software, individual, and stop resets.
6.7.3 Interface Status Register (ISR)
The host processor uses the ISR, an 8-bit read-only status register, to interrogate the HI08 status
and flags. The DSP core cannot address the ISR.
7
6
5
4
3
2
1
0
HREQ
HF3
HF2
TRDY
TXDE RXDF
—Reserved bit; read as 0; write to 0 for future compatibility.
Figure 6-17. Interface Status Register (ISR)
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
6-25
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
DSPAUDIOEVMMB1E
BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT
KIT DEV EMBEDDED C
DSTRM-KT-0181A
DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU
SURGE SUPPR NETWORK W/GROUND
DTEL2
SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001
PROGRAMMER PICSTART PLUS 16C/17C
DV164035
MPLAB ICD3 IN-CIRC DEBUGGER
DV164039
KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD
制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150
功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP
RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2
功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT